收藏本站
6.3.2.2 Ultra DMA Data transfer phase rules
1.
2.
The data transfer phase is in effect from after Ultra DMA burst initiation until Ultra DMA burst
termination.
A recipient pauses an Ultra DMA burst by negating -DMARDY and resumes an Ultra DMA burst by
reasserting -DMARDY.
3. A sender pauses an Ultra DMA burst by not generating STROBE edges and resumes by generating
STROBE edges.
4. A recipient shall not signal a termination request immediately when the sender stops generating
STROBE edges. In the absence of a termination from the sender the recipient shall always negate -
DMARDY and wait the required period before signaling a termination request.
5. A sender may generate STROBE edges at greater than the minimum period specified by the enabled
Ultra DMA mode. The sender shall not generate STROBE edges at less than the minimum period
specified by the enabled Ultra DMA mode. A recipient shall be able to receive data at the minimum
period specified by the enabled Ultra DMA mode.
6.3.2.3 Ultra DMA Burst Termination Phase Rules
1.
2.
3.
4.
5.
6.
7.
8.
9.
Either a sender or a recipient may terminate an Ultra DMA burst.
Ultra DMA burst termination is not the same as command completion. If an Ultra DMA burst
termination occurs before command completion, the command shall be completed by initiation of
a new Ultra DMA burst at some later time or aborted by the host issuing a hardware or software
reset or DEVICE RESET command if implemented by the device.
An Ultra DMA burst shall be paused before a recipient requests a termination.
A host requests a termination by asserting STOP. A device acknowledges a termination request by
negating DMARQ.
A device requests a termination by negating DMARQ. A host acknowledges a termination request by
asserting STOP.
Once a sender requests a termination, the sender shall not change the state of STROBE until the
recipient acknowledges the request. Then, if STROBE is not in the asserted state, the sender shall
return STROBE to the asserted state. No data shall be transferred on this transition of STROBE.
A sender shall return STROBE to the asserted state whenever the sender detects a termination
request from the recipient. No data shall be transferred nor CRC calculated on this edge of DSTROBE.
Once a recipient requests a termination, the responder shall not change DMARDY from the negated
state for the remainder of an Ultra DMA burst.
A recipient shall ignore a STROBE edge when DMARQ is negated or STOP is asserted.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 16 of 76
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SFPK-SL CONN SFP CAGE
SFSA16GBV1BR4TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 16GB
SFSA32GBQ1BR8TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 32GB
SFSA32GBU1BR4TO-I-NC-216-STD FLASH X-200M SLC MSATA 32GB
SFSA32GBV1BR4TO-I-NC-216-STD FLASH X-200S SLC SLIM SATA 32GB
SFSA64GBQ1BR8TO-I-NC-216-STD FLASH SSD UDMA IND 2.5" 64GB
SFSO4404NR FEMALE SCREWLOCK 4-40 .197"
SFW22R-1STE1 SFW22R-1STE1-FFC/FPC CONN
相关代理商/技术参数
SFPA32GBQ1BO8TO-I-QT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA36AT0250 制造商:General Electric Company 功能描述:SFP 3P 600V 250A
SFPA4096Q1BO2TO-C-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA4096Q1BO2TO-I-DT-223-STD 功能描述:FLASH SSD SMART UDMA 2.5" 4GB RoHS:是 类别:计算机，办公室 - 元件，配件 >> 固态硬盘驱动器 系列:P-120 标准包装:1 系列:- 存储容量:64GB 存储器类型:闪存 - NAND 其它名称:VL 64 GB SSHD KITVL64GBSSHDKIT
SFPA4096Q1BO2TO-I-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA-53 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes
SFPA-63 制造商:SANKEN 制造商全称:Sanken electric 功能描述:Schottky Barrier Diodes (Surface Mount) 30V
SFPA-73 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes